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A. Field-Effect Transistor (FET)
D, drain terminal
I	 G, gate terminalt,
S, source terminal
Y
Vds, drain-source voltage
Vgs, gate-source voltage
V p , pinch-off voltage, the gate-source voltage which reduces
the drain current to the reverse saturation curr int of the
gate-channcl diode.
r:i
Id, drain current
Idss, saturation drain current with zero gate-source bias
voltage at any drain-source voltage in the pinch-off
region below breakdown.
Id(on)	 Idss wnen measured at a specified drain voltage in
the pinch-off region
B. Hypothetical Transistor in FET Model
Ib , base current
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Ic, collector current
Ie, emitter current
Vbe, base-emitter voltage
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I. INTRODUCTION
IBM has been applying; ASAP (Automated Statistical
Analysis Program) in the analysis of electrical circuits. Recently
the field-effect-tran sistor (FET) has been appearing in many of
these circuits. Since ASAP accepts circuits containing; only resistors
voltage and current a:)urces
	 des, and conventional transistors,
a FET model consisting; of t) 	 -omponents has to be derived to
be able to use ASAP on circuits containing the FET.
This report describes the derivation of the circuitry
of a FET Model, the procedure for adapting the Model to ASAP
and the results of applying; ASAP on this Model.
. his work was done under NASA Contract Number
8-14000 for Marshall Space Flight Center.
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II. THE FET MODEL
A FE T Model was derived consisting of a resistor,
a current generator and a hypothetical transistor. The schematic
of the model is show-.i in Figure 1.
S
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P - Channel FET	 FET Model
Figure 1. Schematic of a FET Model
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In the Model R b is a resists , ice in the order of megolinis
which simulates the•
 high gate input impedance of the FET.
To simulate the FET electrical behavior, a constant
current source is requir(-d to provide a source of transistor base satura-
tion current independent of the base-collector voltage. The constant
i—.
current source was derived through consideration of the characteris-
tics of the transistor without any othar elements and then with a
feedback resistor. The transistor characteristics corresponding
to the FET character i stics .u)uld be the collector current versus
collector-emitter voltage curves for constant base currents ;here
Ole collector current, collector-emitter voltage and base current
of the transistor correspond respectively to the drain current, drain-
source voltage and gate current or voltage of the FET. The charac-
teristics of a PNP transistor operating in the common collector
mode and of the FETareshown in Figure 1.
From Figure L it can be seen that for low base currents
the transistor is almost turned off while the opposite condition must
P, I	 exist to give FET action. Thus a path for the base saturation
current must be provided to allow the transistor to be Faturated at
low base currents. A resistor inserted between the base and collector
terminals would provide such a path.
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It was found that the transistor with the feedback resistor
did not give the FET action. The characteristics of the transistor
with feedback resistor are shown in Figure Z. This transistor
circuit did not Simulate the FET behavior because even though the
resistor provided the base current path, the base current was now
a function of the base-collector voltage. Thus, another condition
had to be imposed. The condition was that the source of transistor
base saturation current be independent of the base-collector voltage.
The constant current source meets the descri )tion of ti!e required
element.
The above conditions may be described mathematically
by the following expressions. From Figure Z for the transistor
with feedback resistor,
I=Ic+Ib +Ig
IC = f (Ib)	 (1)
Ib g (Vbc)
I = F (V bc ) + 1 where F (V bc ) = f
	 g(Vbd
g(Vbc) )) Ig
ji 5
It may be noted that I 6 accounts for the gate leakage
current.
It is ti ►e last equation in (1) which controls the behavior
of the characteristics of the transistor with feedback resistor and
L-- • 1 which must be modified to generate the FET characteristics.
To realize the FET behavior, the following condition
must be satisfied.
g (ubc) < lg
Physically, the mathernatical expressions define a
requirement for a base current which .s independent of thu base
collector voltage. And it is precisely the constant current source
which enables this condition to be satisfied.
A PNP transistor is used for the Model to be consistent
with the voltages applied to the FET terminals.
The validity of the Model was verified experimentally
in the laboratory to the extent that the characteristics of the Model
behaved in a similar manner to that of the FET.
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III. THE APPLICATION OF 'TIiE MODEL IN ASAP
For application of the inude.l in ASAP, the characteristic
Ic vs. Vbe and a A must be defined for a hypothetical transistor.
For the determination of these two parameters, the circuit equations
must be solved for the model.
Let the voltages and currents be defined as shown in
Figure 3.
S
V	 Ie
	
gs g
	 Ib
G	
Vb
	
R	 Vdsb
} Ic
Id
D
Figur, 3. Currents and Voltages in the FET M-del
7
win
T hen	 Id = I + Ic = I g + ( ,a + 1) 1 
I = 1  + l b = constant
Ig = V gs + Vbe
Rb
I b
 = ( 1- d ) le
Ic =	 el Ie
^_ a
1 -a
A value for R b is assumed. From the FET data a
value I for the current source is calculated. A value for Vbe is
assumed from which 13 is calculated. Finally, from the FET
data the I. vs Vbe curve is generated.
Li appl.. ation on a typical FET, the detailed stens will
now he described to obtain the necessary information to use a ZN2497
P-channel FET.
The value J for the current source may be determined
by considering the F:-,T when it is pinched-off, and V be = O, Ib = 0.
Then, the only current flowing in the circuit is the gate leakage
current or Ig . The pinch-off voltage, V p , for the nominal static
r. —	 .._.
wimp
characteristic of the 2N2497 data is
V  = Vgs (pinch-off)= ,'.07 volts
Therefore, I = I _ Vgs + Vbe = L. 07 = , 207 µ:1
g	 Rb	 1^-
having assumed a value R b = 10 Meguhms.
Calculations will be made using data along a constant
Ir .0
	
	 drain-source voltage line of the FET characteristics at V ds = 2 volts.
From the data
Id = 1.65 ma
Vgs = 0
A value for Vbe is now - ssumed. Since Vds corresponds
to VC e of the transistor, Vbe cannot exceed Vd s , or Vbe < Vds.
Therefore, let
V b, ,
 = 1.90
i
I g = as + Vbe = 1. 90 = . 190 µa
Rb	 107
Ib=I-Ig=.017µa
_ Id - I
I^
I
9
:.
then,	 1 . 65 x 10 - 3 - L. 07 x 10 -7	 - 1
	 10`
N	 1 . 7 x 10-7
From the data
	 Id = 1. 30
Vg s = .2
Thus,
	
'b= Id - I 9	^	 d	 =	 1. 30 x 10 - 3	 = , 01 3 µa
(3+  1	 N	 105
for Id
 >> I g and P j> 1.
Then,
	 1  = I - I J = .207 - . 01 3 = . 194 µa
and	 Vbe = I g R b - Vbs = 1.94 - .2 = 1.74
The process is continued until a sufficient nurnber of points have been
-)btained to define the Ic vs V be curve (Ic =	 Ib )- The transistor curve
generated is shown in Figure 4.
The Model is now ready to be applied in ASAP. The
circuit used to test the i.4odel in ASAP is sl,own in Figure 5. To apply
the circuit, a topological description of the circuit is required in the
input data to ASAP.
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	 Figure 5. Schematic of FET Model -ircuit for ASAP Test
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Punch, Debug, Recurse 8,1 Case
INPUTS
VCC=-20 TOL 0
RB, VI A'C TO VB=1x: 11 TOL 0
RL,VCC TO VD = 2 TOO 0
IA,VB TO VCC=2.07E- 1 1 TOL 0
TF,PNP,VI3,VD,GND,CURVEI,BETAI=IE5 TOL 0
DF,VD TO VB,CURVE2
VINC=lE-20TOL 0
INCREMENTS-2
OUTPUTS
VGS=VINC
VD
IRL=(-VCC+VD)/RL
VB
I'I'F=QI (1)
IDF=QI(2)
IGS=(VINC-VB)/RB
ITEST=IDF+ITF+IA
CURVET -1,-1E20,-1E20,0,0,0,lE-1,.66,.66,2E-1,.85,•85,
3E-1,1.011,1.011,5E-1,1.22,1.22,8E-1,1.39,1.39,10E-1,1.57,
1.57,13E-1,1.74,1.74,17E-1,1.90,1.90
CURVE2 -.25E-5,-20,-20,-.1-5E-5,-5,-5,-.12E-5,-11,-4,-.05E-5,
-3,-3,0,0,0,1E-6,.36,2E-6,.55,.55,3E-6,.74,.711,5E-6,.92,
.92,8L-6,1.09,1.09
END
1
Figure 6. Topological Input Data to ASAP
._I
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igure 6 demonstrates the format of the topological input
data which must be supplied to ASAP for the circuit in Figure 5.
The data in Figure 6 indicates that the output is obtained for variations
in supply voltage at a constant gate-source voltage. The same data
with exception to the gate voltage is then used to obtain the os tput
for variations in supply voltage at a different	 gate voltage.
	 This
process is continued to obtain the output for variations of gate and
supply voltages for the purpose of obtaining the Id vs Vds charac-
teristics.
Nominal Value of perfornunce parameter V gs = 1.000000E-20
Nomini.1 Value of performance parameter Vd = 2.642582E 00
Nominal Value of performance parameter Irl
Nominal Value of performance parameter V b =
Nominal Value of performance parameter Itf =
Nominal Value of performance parameter Idf =
Nominal Value of performance parameter Ig s =
Nominal Value of performance parameter Itest
1.678709E 00
-1.891408E 00
1.678520E 00
1.074178E-06
1. 891408E-04
1.6787Z8E 00
Figure 7. Typical ASAP Output Data
1 ^I
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Figure 7 contains the ASAP output data for the FET
Model for particular values of gate and supply voltages. Similar
ASAP output data for the Model were obtained for other values of
gate and supply voltages. 1 rom the output data, the I d vs. Vds or
b
	 Drain characteristics of the Model were constructed.
15
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IV. RESULTS AND DISCUSSION
The first set of Drain characteristics obtained for the
Ix
	
	
Model displayed extremely flat, non-sloping characteristics in the
pinch-off region. This type of behavior is indicative of an extremely
high output impedance. Thus, to adjust the Model characteristics
r'
for a ! otter simulation of the FET characteristics, the high output
impedance was effectively reduced tikrough adjustment of the reverse
characteristics of the base-collector diode, DF, of the Model. The
Drain characteristics of the Model with this adjustment included are
compared to those of the FET in Figure 8.
lr^.
	
	 It may be noted that the characteristics of the Model
behave in the same way as those of the FET as a f unction of the gate
voltage. While all the Drain characteristics do not follow exactly
along the constant gate voltage lines, the maximum error in drain
current is 0.05 ma for any drain voltage.
Most of the remaining error exists in that the slope of
the characteristics in the pinch-off region does not change as a
function of the gate voltage. This change in slope is indicative of
a varying input impedance. Thus, this error may be compensated
16
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for by making the input resistance R b variable and describing; the
resistance with a curve :n the ASAP input data.
Therefore, dependent upon the accuracy required the
latter corrective measure may or may not be adopted.
Normally the FET characteristics for a particular unit
vary with temperature changes. In addition FET characteh stics
vary from device to device as a result of manufacturing tolerances.
In ASAP thes: variations would be accounted for by specifying
tolerances about a mean characteristics. No tolerances were specified
in the Model for test purposes.
The variation inthe characteristics is the result of the
change in Idss the saturation drain current with zero gate-source bias
voltage at any drain-source voltage in the pinch-off region below
breakdown.I des when measured at a specified drain voltage in the
pinch-off region, Idss is approximately Id (on)'
For the 2N2497, Id(on) is rrea3ured at a drain source vol-
tage of 10 volts. The manufacturer's tolerances on Id(on) are Id(on)
= 1 ; 3 ma. With these values the effect of Id(on) on other curves
of constant gate voltage are determined from the Bias Dcsign Curves
13
•	 wti
of Figure 9. Figure 10 shows the effects of the tolerances on Id(on)
on the FET characteristics.
Temperature effects on the FET characteristics take
place through Id(on) by the deper.cience of Id(on) on temperature.
This dependence is shown in Figure 11.
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V. AN IMPROVED FET MODEL
The performance characteristics of a FET change and
the changes are exhibited in the Drain characteristics. In Section IV
it was pointed out that temperature had certain effects on the Drain
characteristics. More specifically the changes effected by tempera-
ture are a manifestation of the variation of the gate input impedance
and gain of the FET with the temperature.
The gate input impedance varies also with the applied
gate volta ge and the gain with the drain current. In Section IV
these FET parameters were related to the corresponding parameters
(Rb and (3 ) in the Model. Also, suggestions were made for con-
sidering the variation of R b and 0 with temperature and R b with the
applied gate voltage. In this section the suggestion is made for con-
sidering the variation of gain with the drain current.
To account for the latter consideration, it is required
only that 13 for the transistor in the Model be described by a curve
P vs Ic.
In the final analysis, it is obvious that the initial FET
Model may be improved by including in the model all the factors which
contribute to the performanc a characteristics of the FET. In addition,
I	 an improved model would simplify elements where simplification
i!	 is possible. Notably Rb may '..e replaced by a diode, and the
current source may be described in the curve for the base-collector
diode. The schematic of an Improved FET Model Circuit for ASAP
is shown in Figure 12.
V	 viL.M
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Figure 12. Schematic of An Improved FET Model
for ASAP
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VI. CONCLUSION
From the results of the application in ASAP of the FET
K '
model described in this report, the conclusion is that the Model
(as shown in Figure 12) is a proper Model and that the Model may be
made to behave in the same manlier as the FET to any accuracy
desired, even to t,-.e extent of exact duplication of the FET Drain
Characteristics.
Al .hough calculations were made for a specific FET
R
QN2,197), the Mode: circuitry and procedures may be applicable to
other FET types.
f
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